Parallel Embedded Computing Architectures
نویسندگان
چکیده
منابع مشابه
Automatic Deployment of Streaming Applications on Hybrid Architectures
Embedded applications are often streaming in nature and are frequently deployed on hybrid architectures that include multiple types of computing resources, such as chip multiprocessors and FPGAs. Such architectures can potentially exploit the unique features of a resource and can exploit pipelining and parallelism to achieve higher overall performance. However, applications are difficult to des...
متن کاملCo-Design of Massively Parallel Embedded Processor Architectures
In this paper, we introduce a methodology for the systematic mapping, evaluation, and exploration of massively parallel processor architectures that are designed for special purpose applications in the world of embedded computers. The investigated class of computer architectures can be described by massively parallel networked processing elements that, using today’s hardware technology, may be ...
متن کاملGeneral-purpose Graphics Processing Units Deliver New Capabilities to the Embedded Market
Today’s graphics processors are highly programmable, massively parallel compute engines. With the development of open, industry standards, parallel programming languages such as OpenCLTM and the continued evolution of heterogeneous computing, general-purpose graphics processing units (GPGPUs) offer exciting new capabilities for the embedded market. This paper examines some of the industry facto...
متن کاملEditorial to special issue on energy efficient architectures for embedded systems
In the last decades, a significant boost in embedded computing systems performance has been observed in several different domains, mostly due to technology scaling and to the ever increasing exploitation of parallel processing architectures [1]. However, although conventional approaches relying on homogeneous/heterogeneous chip-multiprocessor aggregates already allow achieving a significant per...
متن کاملGlobal Trade-o between Code Size and Performance for Loop Unrolling on VLIW Architectures
Many media processors 28, 7, 14, 8, 18, 27], used for computing intensive embedded applications, are VLIW architectures that rely on the compiler to exploit Instruction Level Parallelism. Loop unrolling is generally used to expose instruction parallelism but computing the unrolling factor is very diicult as instruction cache misses and spill code can cancel the expected beneet of the transforma...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017